We have recently reported electron beam essisted chemical vapor deposition (CVD) of silicon dioxide (Si02) and silicon nitride (Si3N 4) films at low (200~ substrate temperatures (1,2,3). Herein, we examine the ability of the electron beam deposition technique to conformally cover patterned aluminum and polysilicon steps.
We have recently reported electron beam essisted chemical vapor deposition (CVD) of silicon dioxide (Si02) and silicon nitride (Si3N 4) films at low (200~ substrate temperatures (1, 2, 3) . Herein, we examine the ability of the electron beam deposition technique to conformally cover patterned aluminum and polysilicon steps.
Conformal coverage of such uneven features by deposited dielectric layers without thinning and cusping is important in multilayer metal devices. Thinning of dielectric sidewalls lowers interlayer breakdown voltages and cusping causes step coverage problems in subsequent metallization steps.
Details of the experimental arrangement and the electrical, physical and chemical properties of both SiO 2 and Si3N 4 films deposited using the electron beam assisted CVD technique have been presented elsewhere 61, 2, 3). Reactant gases used for the deposition of SiO^ and Si3N 4 films include nitrous oxide z and ammonia as respective oxygen and nitrogen donors. The silicon donor was 5% silane in nitrogen.
The deposition technique uses an electron beam to generate a spatially confined plasma reaction volume. To a first approximation the plasma region is a planar sheet with cross sectional area 1 x 25 mm. Deposition occurs at rates up to 500 ~/min on a heated substrate (150-500~ located directly beneath the planar region defined by the electron beam generated plasma.
To study the step coverage properties of the electron beam deposition technique aluminum was sputter deposited (8000~ thick) upon a thermal SiO 2 (i000~ thick) covered silicon wafer. The wafer was masked using conventional photolithography and wet chemically etched to achieve aluminum lines i0 to 20 ~m wSde. Separately a polysilicon layer (4000A thick) o was deposited over another thermal SiO 2 (1000A thick) covered silicon wafer. The polysilicon was also masked and standard dry processing techniques were used to achieve polysilicon lines i0 to 20 ~m wide. After electron beam SiO 2 and Si3N 4 deposition the silicon wafers were cleaved revealing the coverage over aluminum and polysilicon steps using a SEM. For the case of polysilicon steps the wafer was etched in a 1 M KOH solution in order to distinquish the polysilicon and SiO 2 or Si3N 4 interface while aluminum covered wafers were cleaved at 77 K to obtain sharp metal lines. Figure 1 (a,b,c,d,) shows electron beam deposited SiO^ and Si3N 4 films conformally covering both aluminum and polysilicon patterns. A slight cusping of the 0.5 ~m SiO 2 film in figure Ib at the base of the polysilicon step is evident. Optimization of the deposition conditions to reduce cusping has not been undertaken. Figure id depicts smooth Si3N 4 coverage to the right of the polysilicon step while coverage on the surface of the step is rough due to the uneven polysilicon. Likewise the electron beam deposited SiO 2 and Si3N 4 films conformally cover the surface of aluminum steps as in figure la and Ic. Film thinning over step sidewalls is less than i0 percent as measured by inspection of the SEM micrographs. Also, no film cracking was visible for all of the SiO 2 and Si3N 4 layers investigated (0.4 ~m to 5 ~m thick).
